A layout-dependent circuit-design model from Toshiba helps boost gate density and improve cost-performance in next-generation 45-nm CMOS technology. More specifically, 45-nm CMOS gate density can be 2 ...
CMOS technology has dominated the IC business for the last 25 years and will continue to do so for another 25 years, according to the author of CMOS Circuit Design, Layout, and Simulation. He explains ...
Creating a sensor-based IoT edge device is challenging, due to the multiple design domains involved. But, creating an edge device that combines the electronics using the traditional CMOS IC flow and a ...
Editor’s note: I am pleased to bring you an important technical blog by Fernando Lavalle, a Ph.D. student at Texas A&M University and his colleague, Suraj Prakash, who have been working and studying ...
Spirea AB is a Swedish fabless semiconductor company developing highly integrated low-power, low-cost radio solutions for the Wireless LAN and PAN markets. This article describes how we assembled a ...
With lithography techniques rapidly approaching 0.10 µm andsmaller, the combination of small device dimensions and high-speeddata rates causes many problems for IC ...
The recent reduction in transistor size using scaling will cause sub-threshold leakage currents to become an increasingly large component of total power dissipation. In this paper, a stack transistor ...
MEMS-based component suppliers want to rapidly ramp their designs into high-volume production. This demand is driving MEMS suppliers to focus on ways to more efficiently re-use established process ...
Recent advances in Complementary Metal-Oxide-Semiconductor (CMOS) technology have underscored the importance of power-efficient flip-flop designs for modern electronic systems. Over recent years, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results