Abstract: In this paper, a synchronous up/down counter using gate driver logic and high-speed local clock generation is designed and implemented in CMOS technology. The suggested counter is perfect ...
Abstract: In this paper, an alternative testing method is proposed for the estimation of the subtransient reactances of a synchronous generator. The method is based on the frequency conversion model, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results